 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| AT16646 Features * * * * * * Fastest Propagation Speeds in the Industry TPD (F grade) = 2.5 ns, TPD (G grade) = 2.0 ns Maximum derating for capacitive loads 1.5ns/100 pF (F grade) and 1.1ns/100 pF (G grade) Very low ground bounce < 0.6 V @ VCC =5.00 V, Ta=25C Typical output skew 0.25ns TM Bus Hold circuitry to retain last active state during Tri-StateTM Available in SSOP and TSSOP packages Description Atmel's AT16646 devices are 16-bit high speed, low power Tri-statable D type registers, ideal for use in systems requiring both transparent and registered mode functions. They are organized as two separate 8-bit bus transceivers. Data flow is bi-directional, and can be controlled for multiplexed transmission between A bus and B bus either directly or from the D registers by use of the direction control pin (xDir), output enable (xOE), and select lines (xSAB and xSBA). Storage of data on the A bus and B bus is controlled by the output pins. They have very low ground bounce and excellent input noise rejection, giving the user stable signals in a high speed environment. The Bus Hold feature eliminates the need for pull-up or pull-down resistors and retains the last active state during a Tri-State event. AT16646 Fast LogicTM 16-Bit Tri-StateTM Register AT16646F AT16646G Functional Block Diagram Pin Configurations 1DIR SSOP/TSSOP 1SAB 1A1 VCC 1A4 GND 1A7 2A1 2A3 2A4 2A6 2A7 GND 2CLKAB 1CLKAB GND 1A2 1A3 1A5 1A6 1A8 2A2 GND 2A5 VCC 2A8 2SAB 2DIR 1 3 5 7 9 11 13 15 17 19 21 23 25 27 2 4 6 8 10 12 14 16 18 20 22 24 26 28 56 54 52 50 48 46 44 42 40 38 36 34 32 30 55 53 51 49 47 45 43 41 39 37 35 33 31 29 1CLKBA GND 1B2 1B3 1B5 1B6 1B8 2B2 GND 2B5 VCC 2B8 2SBA 2OE 1OE 1SBA 1B1 VCC 1B4 GND 1B7 2B1 2B3 2B4 2B6 2B7 GND 2CLKBA Pin Names xDir, xOE xCLKAB,xCLKBA xSAB, xSBA xA xB Descriptions Output Enable Inputs Clock Pulse Inputs Output Data Source Select Inputs Data Register A Inputs Data Register B Outputs Data Register B Inputs Data Register A Outputs Top View 0757B 5-21 Function Table(1) Inputs xOE H H L L L L Notes: Data I/O(2) xSAB X X X X L H xSBA X X L H X X xA Input Output Input xB Input Input Output Operation or Function Isolation Store A and B Data Real Time B Data to A Bus Stored B Data to A Bus Real Time A Data to B Bus Stored A Data to B Bus xDir X X L L H H xCLKAB H or L X X X H or L xCLKBA H or L X H or L X X 1. H = High voltage level, L = Low voltage level, X = Don't care, = Low-to-High transition 2. The data output functions may be enabled or disabled by various signals at the xOE or xDir inputs. Data input functions are always enabled, i.e. data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs. *NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Notes: 1. Minimum voltage is -0.6 V dc which may undershoot to -2.0 V for pulses of less than 20 ns. Maximum output pin voltage is VCC +0.75 V dc which may overshoot to +7.0 V for pulses of less than 20 ns. Absolute Maximum Ratings* Operating Temperature........................ 0C to +70C Storage Temperature ...................... -65C to +150C Voltage on any Pin with Respect to Ground................. -2.0 V to +7.0 V(1) Maximum Operating Voltage.............................. 6.0V 5.0 Volt DC Characteristics Symbol ICC VIH VIL IIH IIL IOZ VOH(1) VOH(2) V OL V OL Note: Applicable over recommended operating range from Ta = 0C to +70C, VCC = +5.0V +/- 5% (unless otherwise noted) Parameter Quiescent Power Supply Current Input High Voltage Input Low Voltage Input High Current (I/O Pins) Input Low Current (I/O Pins) Output Leakage Current Output High Voltage F Grade only Output High Voltage G Grade only Output Low Voltage (F Grade) Output Low Voltage (G Grade) VCC = 4.75 V IOH = -10 mA VCC = 4.75 V IOH = -12 mA IOL = 10 mA IOL = 12 mA 2.7 2.7 0.55 0.55 VIN = VCC VIN = GND Test Conditions VCC = Max, VIN = 3.4 V 2.0 0.8 15 15 10 Min Typ 0.8 Max 1.2 Units mA V V A A A V V V V 1. F grade: At VCC (max), the value of VOH(max) = 3.75 V and at VCC(min), VOH(max) = 3.25 V 2. G grade: At VCC (max), the value of VOH(max) = 3.75 V and at VCC(min), VOH(max) = 3.35 V 5-22 AT16646 AT16646 AC Characteristics AT16646F Applicable over recommended operating range from Ta = 0C to +70C, VCC = 5.0V +/- 5% (unless otherwise noted) Symbol tPHL tPLH tPZH tPZL tPHZ tPLZ Parameter Propagation Delay Output Enable Time Output Disable Time Output Skew Propagation Delay vs Output Loading Set-up Time Bus to Clock Hold Time Bus to Clock Test Conditions(1) CL = 50 pF CL = 50 pF CL = 50 pF CL = 50 pF Min Typ Max 2.5 7.4 6.4 0.5 Units ns ns ns ns ns/100 pF ns ns tSK(1) tPHL(1) tPLH tsu tH Note: 1.3 CL = 50 pF CL = 50 pF 2.0 2.0 1.5 1. This parameter is guaranteed but not 100% tested. AT16646G Applicable over recommended operating range from Ta = 0C to +70C, VCC = 5.0V +/- 5% (unless otherwise noted) Symbol tPHL tPLH tPZH tPZL tPHZ tPLZ Parameter Propagation Delay Output Enable Time Output Disable Time Output Skew Propagation Delay vs Output Loading Set-up Time Bus to Clock Hold Time Bus to Clock Test Conditions(1) CL = 50 pF CL = 50 pF CL = 50 pF CL = 50 pF Min Typ Max 2.0 7.4 5.8 0.5 Units ns ns ns ns ns/100 pF ns ns tSK(1) tPHL(1) tPLH tsu tH Note: 0.9 CL = 50 pF CL = 50 pF 2.0 2.0 1.1 1. This parameter is guaranteed but not 100% tested. Test Circuits(1,2) VCC 7.0V 500 Switch Position Test Open Drain Disable Low Enable Low All Other Tests Switch Closed Open VOUT D.U.T. VIN Pulse Generator RT 50 pF 500 CL Note: 1. Pulse Generator: Rate 1.0 MHz, tF 2.5 ns, tR 2.5 ns. 2. AC tests are done with a single bit switching, and timings need to be derated when multiple outputs are switching in the same direction simultaneously. This derating should not exceed 0.5 ns for 16 inputs switching simultaneously. Definitions: CL = Load capacitance; Includes jig and probe capacitance. RT = Termination resistance; Should be equal to ZOUT of the Pulse Generator. 5-23 IOL Pull Down Current 160 120 IOL, mA 80 40 0 -40 Time 4.0 3.5 3.0 2.5 2.0 1.5 1.0 0.5 0.0 -0.5 -1.0 IOL Output, V Output, V Ground Bounce for High to Low Transitions(1) 3.5 3.0 2.5 2.0 gnd - measured on output with input held constant output Supply Bounce for Low to High Transitions(2) 4.5 4 3.5 3 2.5 2 1.5 1 VOHV VOHP vcc measured on output with input held constant output Volts 1.5 1.0 0.5 0.0 VOLV VOLP Volts 0.5 0 Time -0.5 Time Typical Values Parameter V OLP V OLV V OHV V OHP Note: Value 0.4 -0.26 V CC - 0.13 V CC + 0.6 Units V V V V 1. When multiple outputs are switched at the same time, rapidly changing current on the ground and VCC path causes a voltage to develop across the parasitic inductance of the wire bond and package pins. This occurrence is called simultaneous switching noise. Atmel's AT16646 products have minimized this phenomenon as shown on the graph. Output data is for 15 outputs switching simultaneously at a frequency of 1 MHz. The ground data is measured on the one remaining output, which is set to logic low and will reflect any device ground movement. 2. As on the graph for Ground Bounce, a similar condition occurs for low to high transitions. Output data is for 15 outputs switching simultaneously at a frequency of 1 MHz. V CC droop is measured on the one remaining output pin, which is set to a logic high. This output will reflect any movement on the device VCC. 5-24 AT16646 AT16646 Propagation Delay Waveforms Input Transition 1.5 V tPLH 1.5 V tPHL VOH Output Transition 1.5 V VOL Enable and Disable Waveforms(1) Enable Disable 3.0 V 1.5 V 0V tPZL tPLZ 3.5 V Switch Closed 1.5 V 0.3 V tPZH tPHZ 0.3 V 1.5 V Switch Open 0V Note: 1. Enable and disable waveforms are the same for both xOE and xDIR inputs. Control Input Output Switched Low VOL Output Switched High VOH 5-25 Ordering Information TPD 2.5 ns 2.0 ns Ordering Code AT16646F - 25YC AT16646F - 25XC AT16646G - 20YC AT16646G - 20XC Package 56Y 56X 56Y 56X Operation Range Commercial Commercial Package Type 56X 56Y 56 Pin, Plastic Thin Shrink Small Outline Package (TSSOP) 56 Pin, Plastic Shrink Small Outline Package (SSOP) 5-26 AT16646 |
Price & Availability of AT16646F
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |